VPX3U-A4500E-IO



NVIDIA Ampere 17.7 TFLOPS, Video I/O, SDI, DP, Analog

KEY FEATURES

- NVIDIA RTX™ GA104 GPU with 17.66 TFLOPS FP32 peak performance*, 5888 CUDA Cores, 184 Tensor Cores, 46 RT Cores
- 16 GB GDDR6 256-bit memory with up to 512 GB/s
- WOLF FGX for video format conversion
- Module power: TBD-190W, configurable

GPU FEATURES

- Video outputs:
 - □ DP 1.4 with support for 4K at 120Hz or 8K at 60Hz with 10-bit color depth
 - ☐ Support for up to 3G-SDI with WOLF FGX
 - ☐ Support for analog video with WOLF FGX
- Ampere GPGPU parallel processing:
 - □ CUDA Toolkit 11, CUDA Compute capability 8.6
 - □ OpenCLTM 3.0, DirectX[®] 12 Ultimate, OpenGL 4.6,
 OpenGL ES 3.2, VulkanTM 1.2
- 184 Tensor Cores (3rd Gen), 68 (dense) / 136 (sparse) Tensor TFLOPS
- 46 Ray Tracing cores (2nd Gen)
- Error Correcting Code (ECC) memory
- NVENC (7th Gen) and NVDEC (5th Gen) with up to 8K video encoding and hardware decoding support

CONNECTIVITY / SYSTEM MANAGEMENT

- NVIDIA GPUDirect RDMA support
- Configurable PCIe Gen4 switch
- Windows and Linux drivers
- On-board IPMI controller for system management

MECHANICAL / OPEN SYSTEMS

ARCHITECTURE

- High level of ruggedization:
 - ☐ Rugged conduction cooled or air cooled
 - ☐ Operating temperature: Conduction Cooled -40° to +85°C, Air Cooled -40° to +71°C
 - ☐ Vibration (sine wave): 10G peak, 5 2000Hz
 - ☐ Shock: Conduction Cooled 40G peak, Air Cooled 30G peak
- Dimensions: 160mm x 100mm x 25.4mm
- Weight (approximately): TBD
- ANSI/VITA 48, 65 (VPX-REDI, OpenVPX)
- SOSA Aligned, support for legacy payload slot profile


PRELIMINARY INFORMATION

OVERVIEW

The VPX3U-A4500E-IO module includes an NVIDIA RTX™ A4500 embedded GPU and a WOLF FGX in a rugged 3U VPX module. The NVIDIA Ampere architecture includes CUDA cores for parallel processing, Tensor cores for dedicated AI-accelerated compute, and Ray Tracing cores for superior rendering speeds. The WOLF FGX provides video conversion for formats which are not native to the GPU, such as SDI and analog formats.

The NVIDIA Ampere architecture has introduced many significant improvements to the performance and efficiency of the GPU, with more flexible CUDA FP32/INT core use, more efficient third generation Tensor cores, and second generation RT cores. The Ampere GPU fabrication uses an 8nm manufacturing processing providing significant power improvements which, along with other Ampere architecture improvements, can provide up to 154 GFLOPS/W, providing almost twice the performance per slot compared to the previous Turing generation's 86 GFLOPS/W or the Pascal generation's 62 GFLOPS/W.

Unlocking the best performance requires the best cooling capability. WOLF's advanced cooling technology is designed to move heat using a low weight, high efficiency path from the GPU die to the wedgelocks.




This datasheet is preliminary and is subject to change

^{*}Peak performance requires the highest power configuration mode.



PRELIMINARY INFORMATION

The standard model supports 3G-SDI, DisplayPort, and analog video with MCOTS support for additional digital and analog formats.



This datasheet is preliminary and is subject to change

VPX3U-A4500E-IO



PRELIMINARY INFORMATION

NVIDIA AMPERE STREAMING MULTIPROCESSOR (SM)

Each NVIDIA Ampere architecture streaming multiprocessor (SM) partition contains CUDA cores for FP and INT operations, Tensor cores for AI, Ray Tracing (RT) cores for rendering, Texture Units, a register file, and L1/Shared Memory. Each previous generation Turing SM partition had two primary datapaths, with one able to process FP32 operations while the other was limited to integer operations. An Ampere SM partition's two primary datapaths can both process FP32 operations, with one datapath dedicated to FP32 operations and the other capable of executing either FP32 or integer operations. For operations which require only FP32 operations this doubles the number of available CUDA cores per SM. This change to the available functionality of the primary datapaths along with many other improvements to the other components in the Streaming Multiprocessor allows Ampere GPUs to provide significant performance improvements.

TENSOR CORES FOR ARTIFICIAL INTELLIGENCE AND HPEC

Tensor Cores are designed to speed up the tensor / matrix computations used for deep learning neural network training and inferencing operations. NVIDIA Ampere architecture GPUs include the third-generation Tensor Core design which supports many new data types for improved performance, efficiency, and programming flexibility, including a new sparsity feature and a new Tensor Float 32 (TF32) precision mode.

NVIDIA provides CUDA-X AI and CUDA-X HPEC libraires which have been designed to work with NVIDIA Tensor Core GPUs to provide the tools needed to accelerate development of applications for AI and HPEC.

HARDWARE ACCELERATED VIDEO ENCODE / DECODE

The Ampere GPU includes the NVENC video encode (version 7.2) and NVENC decode (version 5) hardware acceleration engine. Using the Ampere GPU for video encoding provides an efficient, high quality method to achieve real time 8K and 4K encoding without burdening the system CPU. The Ampere decoding engine includes support for several codecs, including AV1 hardware decoding support. The NVIDIA Video Codec SDK provides a complete set of APIs, samples and documentation for hardware accelerated video encode and decode.

CONFIGURABLE PCIE GEN4 INTERFACE

Ampere is the first NVIDIA GPU generation to include support for PCle Gen4, providing double the throughput of the previous generation. This WOLF module also includes a configurable PCle Gen4 switch.

OPENVPX AND SOSA SLOT PROFILE SUPPORT

This module's configurable PCIe interface provides support for several OpenVPX slot profiles. The module ICD is pin compatible with older generation 1110 modules, enabling a simple plug-in upgrade.

The module can also be configured to be SOSA aligned with the following SOSA profiles supported:

SLT3-PAY-2F2U-14.2.3 Legacy Payload Slot Profile

This datasheet is preliminary and is subject to change



PRELIMINARY INFORMATION

ORDERING CODES

The following table defines series of common order codes for the VPX3U-A4500E-IO module. The asterisks denote characters of the part number that are defined based on common configuration options. Some configuration options for this module include:

- Display Interfaces
- Variant Locked
- PCIe Configuration Options

- Conformal Coatings
- Default Power Threshold

Ordering Number	Description
3U VPX Ampere A4500 Single Slot Configurations	
144033-F***-***VPX3vA0	3U VPX, Conduction Cooled, 1", NVIDIA Ampere A4500, WOLF FGX, 4 independent
	outputs, Rear I/O: 2x 3G-SDI In, 2x 3G-SDI Out, 2x CVBS Out, 2x DP Out;
144023-F***-***VPX3vA0	3U VPX, Air Cooled, 1", NVIDIA Ampere A4500, WOLF FGX, 4 independent outputs,
	Rear I/O: 2x 3G-SDI In, 2x 3G-SDI Out, 2x CVBS Out, 2x DP Out;

^{*} Contact Sales for the latest Ordering Numbers and available options.

MANUFACTURING AND QUALITY ASSURANCE

WOLF designs modules to pass the following environmental standards:

- MIL-STD-810 (United States Military Standard for Environmental Engineering Considerations and Laboratory Tests)
- MIL-HDBK-217 (Reliability Prediction of Electronic Equipment)
- RTCA DO-160 (Environmental Conditions and Test Procedures for Airborne Equipment) on request

WOLF complies with the following management systems:

- AS9100D: Quality Management System Requirements for Aviation, Space and Defense Organizations (certified)
- ISO 9001:2015: Quality management systems (certified)
- AS5553: Counterfeit Electronic Parts; Avoidance, Detection, Mitigation, and Disposition (compliant)
- NIST SP 800-171: Protecting Controlled Unclassified Information in Nonfederal Systems (compliant)

Boards are manufactured to meet the following standards:

- IPC-A-610 CLASS 3 (Acceptability of Electronic Assemblies)
- IPC 6012 CLASS 3 (Qualification and Performance Specification for Rigid Printed Boards, Class 3 for High Reliability Electronic Products)
- IPC J-STD-001 (Requirements for Soldered Electrical and Electronic Assemblies)









This datasheet is preliminary and is subject to change

Datasheet Rev.3